Logic Optimization Using Technology Independent MUX Based Adders in FPGA
نویسندگان
چکیده
منابع مشابه
LUTMIN: FPGA Logic Synthesis with MUX-Based and Cascade Realizations
First, this paper considers the number of LUTs to implement logic functions based on MUX-based realization and cascade realization. This is useful to quickly estimate the number of LUTs to implement the functions on a FPGA. Second, this paper shows an algorithm to realize logic functions by 6-LUTs using cascade and MUX-based realizations. It often produces smaller circuits than previous methods...
متن کاملA Fast and Exact Cell Matching Method for MUX-Based FPGA Technology Mapping
This paper presents a new cell matching method which could be effectively used for MUX-based FPGA technology mapping. In this method, a well organized cell library of a manageable size is constructed for each target architecture a priori, and cell matchings are performed by searching the corresponding entry in the library using integer comparison operations. Experimental results for some MCNC b...
متن کاملThreshold Logic Based Adders Using Floating-Gate Circuits
Rearranging of the logic equations which define the carry lookahead principle and using floating gate circuits allow us to obtain adders with a better performance than the traditional ones. The functions defining functionality of the adder are expressed as threshold functions which have been implemented by resorting to νMOS circuits. A 64 bit adder has been implemented using this approach in a ...
متن کاملACTion: Combining Logic Synthesis and Technology Mapping for MUX Based FPGAs
Technology mapping for Multiplexor (MUX) based Field Programmable Gate Arrays (FPGAs) has widely been considered. Here, a new algorithm is proposed that applies techniques from logic synthesis during mapping. By this, the target technology is considered in the minimization process. Binary Decision Diagrams (BDDs) are used as an underlying data structure due to the close relation between BDDs an...
متن کاملPower Optimization of 8:1 MUX using Transmission Gate Logic (TGL) with Power Gating Technique
This paper aims at reducing power and energy dissipation in Transmission Gate Logic (TGL) Multiplexer CMOS circuits comprise of reducing the power supply voltages, power supply current and delay with economical charge recovery logic. This paper designs an 8:1 Multiplexer with CMOS Transmission Gate Logic (TGL) using the Power Gating Technique, which reduces the leakage power and leakage current...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of VLSI Design & Communication Systems
سال: 2012
ISSN: 0976-1527
DOI: 10.5121/vlsic.2012.3412